
virtual addr - phys. Frames vit Nen Pages ald (



Thursday, Marchardiscage table page from

Page from

Process

Provided the page table pa

Thursday, March 24, 2016

Free page list

- shared by processes

- bit map (one bit per frame)

Page table - multiple memory

access

Thursday, March 24, 2016 B - hardware for paying
- translation look aside buffer
- cache of page table

he implementation Thursday, March 24, 2016 addr .valid data, add 2991 data data 6000 7000 6000 set-associative direct

Fully-associative (content addressable) The address in cache?

Yes - cache hit


bring data to CPU


no - cache miss

get data from memory

put it in cache

(remove other?)





Thursday, March 24, 2016
2:10 PM

32 bit logical addr

page/frame size 4 KB (2)

page number 20 bits

2 page tuble entries

2 = 4 MB page table

Thursday, March 24, 2016
Hierarchical page tables

page # offset

Thursday, March 14, 2016 2:21 PM Hashed page table Inverted (frame talo Framepa