


# Paging


virtual addr  $\rightarrow$  phys. addr

---




Proc.

000  
001  
010  
011 pages  
100  
101  
110  
111



00110  
6


100 0000 000 111 Mem  
4



page size: 1KB  
10 bit addr.

---

$$0 \dots 2^{13} - 1$$



Free page list

- shared by processes


- bit map (one bit per frame)

---


Page table - multiple memory  
access

TLB - hardware for paying  
- translation look aside buffer  
- cache of page table


# Cache implementation



direct mapped



set-associative memory



# Cache operation

Is the address in cache?

yes - cache hit

bring data to CPU

no - cache miss


get data from memory

put it in cache

(remove other?)

---


# TLB







# Shared pages

P1



P2



Thursday, March 24, 2016  
2:10 PM

32 bit logical addr

page/frame size 4 KB


offset  
↓  
(2<sup>12</sup>)

page number 20 bits

$2^{20}$  page table entries

$2^{22} = 4$  MB page table

# Hierarchical page tables



# Other types

- Hashed page table
- Inverted page table  
(frame table)

