

R1 (0, 4)

R2 (2, 7)


pos: $\underbrace{111010100000}_{\substack{R2.y \ R2.x \ R1.y \ R1.x}}$

$x1 = pos \ \& \ 07$

$y1 = (pos \ \& \ 070) \gg 3$

$000 \ 000 \ \underline{111 \ 000}$
070
0x38
56

Memory (Ch 5)



Memory Access


Random

Direct

Sequential


RAM

Static RAM - flip flops
(SRAM)

Dynamic RAM
(DRAM) 
- refresh

ROM

<u>chip</u>	<u>rewrite</u>	<u>write</u>
ROM	no	no
PROM	no	once
EPROM	yes	yes
EEPROM	yes (byte)	yes
FLASH	yes (block)	yes



locality
 spatial
 temporal

cache hit
 ↳ found the addr in the cache

cache miss
 → get block from main memory (put in cache)
 → access cache


write policies

write through
 - write value to main mem. when changed in cache

write back
 - when block is going to be replaced

Direct Mapped Cache

$$\text{cache index} = \text{mem. addr} \% \text{cache lines}$$



Set-Associative

	v	tag	data	v	tag	data
index	1	.	.			.