





Decoder


2-to-4



enable <i>e</i>	A	B	D ₀	D ₁	D ₂	D ₃
-	0	0	1	0	0	0
-	0	1	0	1	0	0
-	1	0	0	0	1	0
-	1	1	0	0	0	1



A	B	F
0	0	0
0	1	0
1	0	0
1	1	1




$$\begin{array}{r} 0 \\ + 0 \\ \hline 00 \end{array}$$

$$\begin{array}{r} 0 \\ + 1 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 10 \end{array}$$


A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	0	0




$$\begin{array}{r}
 0101 \quad 5 \\
 + 0011 \quad 3 \\
 \hline
 1000 \quad 8
 \end{array}$$

A	B	C _{in}	C _{out}	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adder



$$\begin{array}{r}
 A_3 \ A_2 \ A_1 \ A_0 \\
 + \ B_3 \ B_2 \ B_1 \ B_0 \\
 \hline
 \end{array}
 \left. \vphantom{\begin{array}{r} A_3 \\ + \\ \hline \end{array}} \right\} 4 \text{ b.t \#s}$$



$$\begin{array}{r}
 12 \quad 1100 \\
 +5 \quad 0101 \\
 \hline
 10001 \\
 \text{overflow}
 \end{array}$$


2's comp

$$\begin{array}{r}
 111 \quad 7 \\
 0111 \quad 7 \\
 +1 \quad +1 \\
 \hline
 1000 \quad -8 \\
 \text{overflow}
 \end{array}$$

$$\begin{array}{r}
 7 \\
 -1 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 0111 \\
 -0001 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 111 \quad 7 \\
 0111 \quad 7 \\
 +1111 \quad -1 \\
 \hline
 \times 0110 \quad 6
 \end{array}$$

Combinational Logic
output is determined by input

Sequential Logic
- output is determined by input
and "state" (memory)




A	B	A NOR B
0	0	1
0	1	0
1	0	0
1	1	0


Q_t	S	R	Q_{t+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	X
1	1	1	X

R	S	Q
0	0	Q
0	1	1
1	0	0
1	1	X


Timing Diagrams:



S-R Latch



Clock



Clocked S-R latch

